

- □ Tentative Specification
- □ Preliminary Specification
- Approval Specification

MODEL NO.: V460HK2 **SUFFIX: LS5**

REV.: C7

Customer:	
APPROVED BY	SIGNATURE
Name / Title Note	
Please return 1 copy for your corsignature and comments.	firmation with your

Approved By	Checked By	Prepared By
Chao-Chun Chung	Ken Wu	FS Tsai

Version 2.0 Date: 21. Feb. 2012



CONTENTS

1. GENERAL DESCRIPTION	5
1.1 OVERVIEW	5
1.2 FEATURES	5
1.3 APPLICATION	5
1.4 GENERAL SPECIFICATIONS	5
1.5 MECHANICAL SPECIFICATIONS	6
2. ABSOLUTE MAXIMUM RATINGS	7
2.1 ABSOLUTE RATINGS OF ENVIRONMENT	7
2.2 PACKAGE STORAGE	8
2.3 ELECTRICAL ABSOLUTE RATINGS	8
2.3.1 TFT LCD MODULE	8
2.3.2 BACKLIGHT UNIT	8
3. ELECTRICAL CHARACTERISTICS	9
3.1 TFT LCD MODULE Ta=25± 2 °C	
3.2 BACKLIGHT CONVERTER UNIT	12
3.2.1 LED LIGHT BAR CHARACTERISTICS(Ta = 25 ± 2 °C)	12
3.2.2 CONVERTER CHARACTERISTICS (Ta = 25 ± 2 °C)	12
3.2.3 CONVERTER INTERFACE CHARACTERISTICS	14
4. BLOCK DIAGRAM OF INTERFACE	16
4.1 TFT LCD MODULE	
5. INTERFACE PIN CONNECTION	
5.1 TFT LCD MODULE	
5.2 BACKLIGHT UNIT	22
5.3 CONVERTER UNIT	22
5.4 BLOCK DIAGRAM OF INTERFACE	24
5.5 LVDS INTERFACE	26
5.6 COLOR DATA INPUT ASSIGNMENT	27
6. INTERFACE TIMING	29
6.1 INPUT SIGNAL TIMING SPECIFICATIONS (Ta = 25 ± 2 °C)	29
6.1.1 Timing spec for Frame Rate = 50Hz	29
6.1.2 Timing spec for Frame Rate = 60Hz	30
6.2 POWER ON/OFF SEQUENCE	34
6.2.1 POWER ON/OFF SEQUENCE(Ta = 25 ± 2 °C)	34
6.2.2 2D/3D MODE CHANGE SIGNAL SEQUENCE WITHOUT VCC TURN OFF AND TURN ON	35
7. OPTICAL CHARACTERISTICS	36
7.1 TEST CONDITIONS	36
7.2 OPTICAL SPECIFICATIONS	37

Version 2.0

2

Date: 21. Feb. 2012





8. DEFINITION OF LABELS	43
8.1 CMI MODULE LABEL	43
9. PACKAGING	44
9.1 Packing Specifications	44
9.2 Packing Method	44
10. INTERNATIONAL STANDARD	46
10.1 Safety	46
10.2 EMC	46
11. PRECAUTIONS	47
11.1 ASSEMBLY AND HANDLING PRECAUTIONS	47
11.2 SAFETY PRECAUTIONS	47
12. MECHANICAL CHARACTERISTICS	48
Annondix A	51





REVISION HISTORY

Version 2.0 4 Date : 21. Feb. 2012

The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited

Date: 21. Feb. 2012





PRODUCT SPECIFICATION

1. GENERAL DESCRIPTION

1.1 OVERVIEW

V460HK2- LS5 is a 46" TFT Liquid Crystal Display module with LED Backlight and 2ch-LVDS interface. This module supports 1920 x 1080 Full HDTV format and can display 16.7M(8-bit) colors. The converter module for backlight is built-in.

1.2 FEATURES

- -High brightness (400 nits)
- Ultra-high contrast ratio (5000:1)
- Faster response time
- High color saturation NTSC (72%)
- Ultra wide viewing angle : 176(H)/176(V) (CR≥20) with Super MVA technology
- LVDS (Low Voltage Differential Signaling) interface
- Low color shift function
- RoHs compliance

1.3 APPLICATION

Version 2.0

- TFT LCD TVs
- Multi-Media Display

1.4 GENERAL SPECIFICATIONS

GENERAL SPECIFICA	Tione				
Item	Item Specification				
Active Area	1018.08(H) x 572.67(V) (46" diagonal)	mm	(1)		
Bezel Opening Area	1026.1(H) x 580.2 (V)	mm	(1)		
Driver Element	a-si TFT active matrix	-	-		
Pixel Number	1920 x R.G.B. x 1080	pixel	-		
Pixel Pitch(Sub Pixel)	0.17675(H) x 0.53025(V)	mm	-		
Pixel Arrangement	RGB vertical stripe	-	-		
Power Consumption	107.48W(LVDS input Power 22.2 W + LED Backlight Power 85.28 W)	Watt	(2)		
Display Colors	16.7M	color	-		
Display Operation Mode	Transmissive mode / Normally Black	-	-		
Surface Treatment	Anti-Glare coating (Haze 3.5%)	-	(3)		

Note (1) Please refer to the attached drawings in chapter 9 for more information about the front and back outlines.

Note (2) Please refer sec 3.1 and 3.2 for more information of Power consumption

Note (3) The spec. of the surface treatment is temporarily for this phase. CMI reserves the rights to change this feature.





1.5 MECHANICAL SPECIFICATIONS

Item		Min.	Тур.	Max.	Unit	Note
	Horizontal(H)	1044.9	1045.9	1046.9	mm	(1)
Module Size	Vertical(V)	601.1	602.1	603.1	mm	(1)
iviodule Size	Depth(D)	14.1	15.1	16.1	mm	
	Depth(D)	22.6	23.6	24.6	mm	To converter cover
Weight			8600	8900	g	

Note (1) Please refer to the attached drawings for more information of front and back outline dimensions.

Version 2.0 Date: 21. Feb. 2012





PRODUCT SPECIFICATION


2. ABSOLUTE MAXIMUM RATINGS


2.1 ABSOLUTE RATINGS OF ENVIRONMENT

Item	Symbol	Va	Unit	Note	
item	Symbol	Min.	Max.	Offic	Note
Storage Temperature	T _{ST}	-20	+60	°C	(1)
Operating Ambient Temperature	T _{OP}	0	+50	°C	(1), (2)
Shock (Non-Operating)	S _{NOP}	-	35	G	(3), (5)
Vibration (Non-Operating)	V_{NOP}	ı	1.0	G	(4), (5)

Note (1) Temperature and relative humidity range is shown in the figure below.

- (a) 90 %RH Max. (Ta \leq 40 °C).
- (b) Wet-bulb temperature should be 39 °C Max. (Ta > 40 °C).
- (c) No condensation.
- Note (2) The maximum operating temperature is based on the test condition that the surface temperature of display area is less than or equal to 65 °C with LCD module alone in a temperature controlled chamber. Thermal management should be considered in final product design to prevent the surface temperature of display area from being over 65 °C. The range of operating temperature may degrade in case of improper thermal management in final product design.
- Note (3) 11 ms, half sine wave, 1 time for $\pm X$, $\pm Y$, $\pm Z$.
- Note (4) 10 ~ 200 Hz, 10 min, 1 time each X, Y, Z.
- Note (5) At testing Vibration and Shock, the fixture in holding the module has to be hard and rigid enough so that the module would not be twisted or bent by the fixture.





Version 2.0 Date: 21. Feb. 2012





2.2 PACKAGE STORAGE

When storing modules as spares for a long time, the following precaution is necessary.

- (a) Do not leave the module in high temperature, and high humidity for a long time. It is highly recommended to store the module with temperature from 0 to 35°C at normal humidity without condensation.
- (b)The module shall be stored in dark place. Do not store the TFT-LCD module in direct sunlight or fluorescent light.

2.3 ELECTRICAL ABSOLUTE RATINGS

2.3.1 TFT LCD MODULE

Item	Symbol	Va	lue	Unit	Note	
item	Symbol	Min.	Max.	Ullit	Note	
Power Supply Voltage	Vcc	-0.3	13.5	V		
Input Signal Voltage	Vin	-0.3	3.6	V		

2.3.2 BACKLIGHT UNIT

Item	Symbol	Test Condition	Min.	Type	Max.	Unit	Note
Light Bar Voltage	V _W	Ta = 25 ℃	-	-	60	V_{RMS}	3D Mode
Converter Input Voltage	V_{BL}	-	0	-	30	V	
Control Signal Level	-	-	-0.3	-	7	V	

Note (1) Permanent damage to the device may occur if maximum values are exceeded. Functional operation should be restricted to the conditions described under normal operating conditions.

Note (2) No moisture condensation or freezing.

Note (3) The control signals include On/Off Control and External PWM Control.

Version 2.0 Date: 21. Feb. 2012 The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited





3. ELECTRICAL CHARACTERISTICS 3.1 TFT LCD MODULE Ta=25± 2 °C

Param	otor	Symbol		Value	- Unit	Note		
Paran	ietei	Symbol	Min.	Min. Typ.		Onit	Note	
Power Supply Voltage		V _{cc}	10.8	12	13.2	V	(1)	
Rush Current		I _{RUSH}	_	-	3	Α	(2)	
	White Pattern	_	_	8.8	10.6	W		
Power Consumption	Horizontal Stripe	_	_	17.7	21.3	W	(3)	
	Black Pattern	_	_	8.6	10.2	W		
Power Supply Current	White Pattern	_	_	0.73	0.88	Α		
	Horizontal Stripe	_	_	1.47	1.77	Α		
	Black Pattern	_	_	0.71	0.85	А		
	Differential Input High Threshold Voltage	V_{LVTH}	+100)-	_	mV		
	Differential Input Low Threshold Voltage	V_{LVTL}		_	-100	mV		
LVDS interface	Common Input Voltage	V _{CM}	1.0	1.2	1.4	V	(4)	
	Differential input voltage	V _{ID}	200	-	600	mV		
	Terminating Resistor	R_T	_	100	_	ohm		
OMOO interfere	Input High Threshold Voltage	V _{IH}	2.7	_	3.3	V		
CMOS interface	Input Low	V _{IL}	0	_	0.7	V		


Note (1) The module should be always operated within above ranges.

Threshold Voltage


Note (2) Measurement Conditions:

Version 2.0 9 Date: 21. Feb. 2012





Vcc rising time is 470us





Version 2.0 10 Date: 21. Feb. 2012





Note (3) The specified power consumption and power supply current is under the conditions at Vcc = 12 V, Ta = 25 ± 2 °C, $f_v = 120$ Hz, whereas a power dissipation check pattern below is displayed.





Version 2.0 11 Date: 21. Feb. 2012

The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited





3.2 BACKLIGHT CONVERTER UNIT

3.2.1 LED LIGHT BAR CHARACTERISTICS(Ta = 25 ± 2 °C)

The backlight unit contains 2pcs light bar.

Parameter	Symbol		Value	Unit	Note	
Parameter	Symbol	Min.	Тур.	Max.	Offic	Note
Total Current (16 String)	If	-	2080	2204.8	mA	
One String Compant	I _{L(2D)}	-	130	137.8	mA	
One String Current	I _{L(3D)}	-	450	477	mApeak	3D ENA=ON
LED Forward Voltage	V_{f}	5.62	-	6.47	V_{DC}	I _L =130mA
One String Voltage	V_W	33.72	-	38.82	V _{DC}	I _L =130mA
One String Voltage Variation	$\triangle V_W$	-	-	2	V	
Life time	-	30,000	_	- >	Hrs	(1)

Note (1) The lifetime is defined as the time which luminance of the LED decays to 50% compared to the initial value, Operating condition: Continuous operating at Ta = $25\pm2^{\circ}$ C, I_L =130mA

3.2.2 CONVERTER CHARACTERISTICS (Ta = 25 \pm 2 °C)

Parameter	Symbol	Value			Unit	Note
Parameter	Symbol	Min.	Тур.	Max.	Offic	Note
Dawer Consumption	P _{BL(2D)}	-	85.28	98.07	w	(1), (2) IL = 130 mA
Power Consumption	P _{BL(3D)}	<u></u>	72.77	83.9	w	(1), (2) IL=450mA
Converter Input Voltage	VBL	22.8	24.0	25.2	VDC	
Converter Input Current	I _{BL(2D)}	-	3.55	4.09	А	Non Dimming
	I _{BL(3D)}	-	3.03	3.64	А	
	I _{R(2D)}	-	-	5.06	Apeak	V _{BL} =22.8V,(IL=typ.) (3), (6)
Input Inrush Current	I _{R(3D)}	-	-	9.34	Apeak	V _{BL} =22.8V,(IL=3*typ.) (3), (6)
Dimming Frequency	FB	170	180	190	Hz	(5)
Minimum Duty Ratio	DMIN	5	10	-	%	(4), (5)

Note (1)The power supply capacity should be higher than the total converter power consumption P_{BL}. Since the pulse width modulation (PWM) mode was applied for backlight dimming, the driving current changed as PWM duty on and off. The transient response of power supply should be considered for

Version 2.0 12 Date : 21. Feb. 2012







PRODUCT SPECIFICATION

the changing loading when converter dimming.

- Note (2) The measurement condition of Max. value is based on 46" backlight unit under input voltage 24V, average LED current 137.8 mA at 2D Mode (LED current 477 mA_{peak} at 3D Mode) and lighting 1 hour
- Note (3) For input inrush current measure, the VBL rising time from 10% to 90% is about 30ms.
- Note (4) 5% minimum duty ratio is only valid for electrical operation.
- Note (5) FB and DMIN are available only at 2D Mode.
- Note (6) Below diagram is only for power supply design reference.





13 Version 2.0 Date: 21. Feb. 2012





PRODUCT SPECIFICATION

3.2.3 CONVERTER INTERFACE CHARACTERISTICS

Parameter		Cumbal	Test		Value		Unit	No	Note	
Parameter		Symbol	Condition	Min.	Тур.	Max.	Offic	INO	ie	
On/Off Control Voltage	ON	- VBLON	_	2.0	_	5.0	V			
On/On Control Voltage	OFF	VBLOIN	_	0	_	0.8	V			
External PWM Control	НІ		_	2.0	_	5.25	V	Duty on	(E) (G)	
Voltage	LO	VEPWM	_	0	_	0.8	V	Duty off	(5), (6)	
External PWM Frequen	су	F _{EPWM}	-	150	160	170	Hz	Normal mode		
Error Signal		ERR	_	_		F		Abnorma collec Normal:	ctor GND	
VBL Rising Time		Tr1	_	30) –	ms	10%-90%V _{BL}		
Control Signal Rising Ti	me	Tr	-)-	100	ms			
Control Signal Falling Ti	me	Tf	-6		_	100	ms			
PWM Signal Rising Time	е	TPWMR)_	_	50	us	(6	\	
PWM Signal Falling Tim	е	TPWMF		_	_	50	us	(6)	
Input Impedance		Rin	_	1	_	_	МΩ	EPWM,	BLON	
PWM Delay Time	VM Delay Time TPWM		_	100	_	_	ms	(6)	
DI ON D. I. T		T _{on}		300	_	_	ms			
BLON Delay Time		T _{on1}	_	300	_	_	ms			
BLON Off Time		Toff	_	300	_		ms			

- Note (1) The Dimming signal should be valid before backlight turns on by BLON signal. It is inhibited to change the external PWM signal during backlight turn on period.
- Note (2) The power sequence and control signal timing are shown in the Fig.1. For a certain reason, the converter has a possibility to be damaged with wrong power sequence and control signal timing.
- Note (3) While system is turned ON or OFF, the power sequences must follow as below descriptions:

Turn ON sequence: VBL → PWM signal → BLON

Turn OFF sequence: BLOFF → PWM signal → VBL

- Note (4) When converter protective function is triggered, ERR will output open collector status.
- Note (5) The EPWM interface that inserts a pull up resistor to 5V in Max Duty (100%), please refers to Fig.2.

Note (6) EPWM is available only at 2D Mode.

Version 2.0 14 Date: 21. Feb. 2012



Note(7): [Recommend] EPWM duty ratio is set at 100%(Max. Brightness) in 3D Mode.




Fig. 1





Fig. 2

Version 2.0 15 Date: 21. Feb. 2012





4. BLOCK DIAGRAM OF INTERFACE 4.1 TFT LCD MODULE



Version 2.0 16 Date: 21. Feb. 2012

The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited





5. INTERFACE PIN CONNECTION 5.1 TFT LCD MODULE

CNF1 Connector Pin Assignment: (WF23-400-513C (FCN) or equivalent)

Pin	Name	Description	Note
1	N.C.	No Connection	(1)
2	SCL	I2C Serial Clock (reserved for 3D format selection function)	(44)
3	SDA	I2C Serial Data (reserved for 3D format selection function)	(11)
4	N.C.	No Connection	(1)
5	L/R_O	Output signal for Left Right Glasses control	(10)
6	N.C.	No Connection	(1)
7	SELLVDS	Input signal for LVDS Data Format Selection	(2)(7)
8	N.C.	No Connection	
9	N.C.	No Connection	(1)
10	N.C.	No Connection	
11	GND	Ground	
12	ORX0-	Odd pixel Negative LVDS differential data input. Channel 0	
13	ORX0+	Odd pixel Positive LVDS differential data input. Channel 0	
14	ORX1-	Odd pixel Negative LVDS differential data input. Channel 1	(0)
15	ORX1+	Odd pixel Positive LVDS differential data input. Channel 1	(9)
16	ORX2-	Odd pixel Negative LVDS differential data input. Channel 2	
17	ORX2+	Odd pixel Positive LVDS differential data input. Channel 2	
18	GND	Ground	
19	OCLK-	Odd pixel Negative LVDS differential clock input	(0)
20	OCLK+	Odd pixel Positive LVDS differential clock input	(9)
21	GND	Ground	
22	ORX3-	Odd pixel Negative LVDS differential data input. Channel 3	(0)
23	ORX3+	Odd pixel Positive LVDS differential data input. Channel 3	(9)
24	N.C.	No Connection	
25	N.C.	No Connection	(1)
26	2D/3D	Input signal for 2D/3D Mode Selection	(3)(6)(8)
27	L/R	Input signal for Left Right eye frame synchronous	(4)(8)

Version 2.0 17 Date: 21. Feb. 2012





28	ERX0-	Even pixel Negative LVDS differential data input. Channel 0	
29	ERX0+	Even pixel Positive LVDS differential data input. Channel 0	
30	ERX1-	Even pixel Negative LVDS differential data input. Channel 1	(0)
31	ERX1+	Even pixel Positive LVDS differential data input. Channel 1	(9)
32	ERX2-	Even pixel Negative LVDS differential data input. Channel 2	
33	ERX2+	Even pixel Positive LVDS differential data input. Channel 2	
34	GND	Ground	
35	ECLK-	Even pixel Negative LVDS differential clock input.	(0)
36	ECLK+	Even pixel Positive LVDS differential clock input.	(9)
37	GND	Ground	
38	ERX3-	Even pixel Negative LVDS differential data input. Channel 3	(0)
39	ERX3+	Even pixel Positive LVDS differential data input. Channel 3	(9)
40	N.C.	No Connection	(4)
41	N.C.	No Connection	(1)
42	LD_EN	Input signal for Local Dimming Enable	(5)(8)
43	SCN_EN	Input signal for Scanning Enable	(6)(8)
44	GND	Ground	
45	GND	Ground	
46	GND	Ground	
47	N.C.	No Connection	(1)
48	VCC	+12V power supply	
49	vcc	+12V power supply	
50	vcc	+12V power supply	
51	VCC	+12V power supply	

Version 2.0 18 Date: 21. Feb. 2012





PRODUCT SPECIFICATION

CN3 Connector Pin Assignment (LM123S-010-H-TF1-3 (UNE) or equivalent)

1	N.C.	No Connection	
2	N.C.	No Connection	(1)
3	N.C.	No Connection	
4	GND	Ground	
5	N.C.	No Connection	(1)
6	L/R_O	Output signal for Left Right Glasses control	(10)
7	N.C.	No Connection	
8	N.C.	No Connection	(4)
9	N.C.	No Connection	(1)
10	N.C.	No Connection	

Note (1) Reserved for internal use. Please leave it open.

Note (2) LVDS format selection.

L= Connect to GND, H=Connect to +3.3V or Open

SELLVDS	Note
L	JEIDA Format
H or Open	VESA Format

Note (3) 2D/3D mode selection.

L= Connect to GND or Open, H=Connect to +3.3V

2D/3D	Note
L or Open	2D Mode
Н	3D Mode

Note (4) Input signal for Left Right eye frame synchronous

$$V_{IL}$$
=0~0.7 V, V_{IH} =2.7~3.3 V

	L/R	Note
	L	Right synchronous signal
Ì	Н	Left synchronous signal

Note (5) Local dimming enable selection.

L= Connect to GND, H=Connect to +3.3V or Open

LD_EN	Note
L	Local Dimming Disable
H or Open	Local Dimming Enable

Version 2.0 19 Date: 21. Feb. 2012




PRODUCT SPECIFICATION

Note (6) Scanning enable selection.

L= Connect to GND or Open, H=Connect to +3.3V


SCN_EN	Note
L or Open	Scanning Disable
Н	Scanning Enable

Note (7) SELLVDS signal pin connected to the LCM side has the following diagram. R1 in the system side should be less than 1K Ohm. (R1 < 1K Ohm)



System side R1 < 1K

Note (8) 2D/3D, L/R, LD_EN and SCN_EN signal pin connected to the LCM side has the following diagram. R1 in the system side should be less than 1K Ohm. (R1 < 1K Ohm)



System side: R1 < 1K

20 Version 2.0 Date: 21. Feb. 2012





Note (9) Two pixel data send into the module for every clock cycle. The first pixel of the frame is odd pixel and the second pixel is even pixel.

Note (10) The definition of L/R_O signal as follows

$$L= 0V$$
, $H= +3.3V$

L/R_O	Note
L	Right glass turn on
Н	Left glass turn on


Note (11) Please reference Appendix A

Note (12) Currently, we only support line alternative format (1st line is left signal), show as the attached block diagram. In the future, we will support other format.



Line alternative format

Note (13) LVDS connector mating dimension range request is 0.93mm~1.0mm as follow







5.2 BACKLIGHT UNIT

The pin configuration for the housing and leader wire is shown in the table below.

CN1-CN2 (Housing): 196388-12041-3 (P-TWO) or equivalent

Pin №	Symbol	Feature
1	VLED-	
2	VLED-	
3	VLED-	
4	VLED-	Nonative of LED Chrise
5	VLED-	Negative of LED String
6	VLED-	
7	VLED-	
8	VLED-	
9	NC	No Connection
10	VLED+	
11	VLED+	Positive of LED String
12	VLED+	

5.3 CONVERTER UNIT

CN1(Header): CI0114M1HR0-LA (CvilLux)

Pin №	Symbol	Feature					
1							
2							
3	VBL	+24V					
4							
5							
6							
7							
8	GND	GND					
9							
10							
11	ERR	Normal (GND) Abnormal (Open collector)					
12	BLON	BL ON/OFF					
13	NC	NC					
14	E_PWM	External PWM Control					

Notice 1. If Pin14 is open, E_PWM is 100% duty.

Version 2.0 22 Date: 21. Feb. 2012






CN2-CN3 : 196388-12041-3 (P-TWO) or equivalent

Pin №	Symbol	Feature
1	VLED-	
2	VLED-	
3	VLED-	
4	VLED-	Negative of LED String
5	VLED-	Negative of LED String
6	VLED-	
7	VLED-	
8	VLED-	
9	NC	No Connection
10	VLED+	
11	VLED+	Positive of LED String
12	VLED+	



5.4 BLOCK DIAGRAM OF INTERFACE



AR0~AR9: First pixel R data

Version 2.0 24 Date: 21. Feb. 2012



PRODUCT SPECIFICATION

AG0~AG9: First pixel G data
AB0~AB9: First pixel B data
BR0~BR9: Second pixel R data
BG0~BG9: Second pixel G data
BB0~BB9: Second pixel B data
ER0~ER7: Even pixel R data
EG0~EG7: Even pixel G data
EB0~EB7: Even pixel B data
OR0~OR7: Odd pixel R data
OG0~OG7: Odd pixel G data

DE: Data enable signal DCLK: Data clock signal

OB0~OB7: Odd pixel B data

Notes (1) The system must have the transmitter to drive the module.

Notes (2) LVDS cable impedance shall be 50 ohms per signal line or about 100 ohms per twist-pair line when it is used differentially.

Version 2.0 25 Date: 21. Feb. 2012






5.5 LVDS INTERFACE


JEIDA Format : SELLVDS = L

VESA Format : SELLVDS = H or Open

VESA LVDS format



JEDIA LVDS format



Version 2.0 26 Date: 21. Feb. 2012



5.6 COLOR DATA INPUT ASSIGNMENT

The brightness of each primary color (red, green and blue) is based on the 8-bit gray scale data input for the color. The higher the binary input, the brighter the color. The table below provides the assignment of the color versus data input.

												Da	ata	Sigr	nal										
	Color				Re	ed							G	reer	1						Bl	ue			
		R7	R6	R5	R4	R3	R2	R1	R0	G7	G6	G5	G4	G3	G2	G1	G0	В7	В6	B5	B4	В3	B2	В1	В
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	(
	Red	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	(
	Green	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	(
Basic	Blue	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	
Colors	Cyan	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	
	Magenta	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	
	Yellow	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	
	White	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	
	Red (0) / Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	(
	Red (1)	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Gray	Red (2)	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Scale	:	:	:	:	:	:	:		•			:	:	:	:	:	:	:	:	:	:	:	:	:	
Of	:	:	:	:	:	:			·		:	:	:	:	:	:	:	:	:	:	:	:	:	:	
	Red (253)	1	1	1	1	1	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Red	Red (254)	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	Red (255)	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	(
	Green (0) / Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	(
	Green (1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	(
Cross	Green (2)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	(
Gray	:		:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	
Scale	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	
Of Croon	Green (253)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	0	1	0	0	0	0	0	0	0	(
Green	Green (254)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	
	Green (255)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	
	Blue (0) / Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Ono:	Blue (1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Gray	Blue (2)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	
Scale	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	
Of	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	
Blue	Blue (253)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	0	

Version 2.0 27 Date : 21. Feb. 2012



Blue (254)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	0
Blue (255)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1

Note (1) 0: Low Level Voltage, 1: High Level Voltage

Version 2.0 28 Date: 21. Feb. 2012

The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited





PRODUCT SPECIFICATION

6. INTERFACE TIMING

6.1 INPUT SIGNAL TIMING SPECIFICATIONS (Ta = 25 ± 2 °C)

The input signal timing specifications are shown as the following table and timing diagram.

	<u> </u>						
Signal	Item	Symbol	Min.	Тур.	Max.	Unit	Note
	Frequency	F _{clkin} (=1/TC)	60	74.25	77	MHz	
LVDS Receiver	Input cycle to cycle jitter	T _{rcl}	1	-	200	ps	(2)
Clock	Spread spectrum modulation range	Fclkin_mod	F _{clkin} -2%	ı	F _{clkin} +2%	MHz	(3)
	Spread spectrum modulation frequency	F _{SSM}	ı	ı	200	KHz	(3)
LVDS Receiver Data	Receiver Skew Margin	T _{RSKM}	-400		400	ps	(4)

6.1.1 Timing spec for Frame Rate = 50Hz

			4							
Signal	l	tem	Symbol	Min.	Тур.	Max.	Unit	Note		
France vote	2D	mode	F _{r5}	47	50	53	Hz			
Frame rate	Frame rate 3D		F _{r5}	50	50	50	Hz	(6)		
		Total	Τv	1115	1125	1380	Th	Tv=Tvd+Tvb		
Vertical	2D Mode	Display	Tvd	1080	1080	1080	Th	_		
Active		Blank	Tvb	35	45	300	Th	_		
Display	3D Mdoe	Total	Tv		1350		Th			
Term		Display	Tvd		1080	Th	(5), (7)			
		Blank	Tvb		270	Th				
		Total	Th	1050	1100	1150	Tc	Th=Thd+Thb		
Horizontal	2D Mode	Display	Thd	960	960	960	Tc	_		
Active		Blank	Thb	90	0 140		Tc	_		
Display		Total	Th	1050	1100	1150	Tc	Th=Thd+Thb		
Term	3D Mdoe	Display	Thd	960	960	960	Tc	_		
		Blank	Thb	90	140	190	Tc	_		

Version 2.0 29 Date: 21. Feb. 2012





6.1.2 Timing spec for Frame Rate = 60Hz

Signal	Item		Symbol	Min.	Тур.	Max.	Unit	Note		
Eromo roto	20) mode	F _{r6}	57	60	62.5	Hz			
Frame rate	30) mode	F _{r6}	60	60	60	Hz	(6)		
		Total	Tv	1115	1125	1380	Th	Tv=Tvd+Tvb		
Vertical	2D Mode	Display	Tvd	1080	1080	1080	Th	-		
Active		Blank	Tvb	35	45	300	Th	_		
Display		Total	Tv		1125		Th			
Term	3D Mdoe	Display	Tvd		1080	Th	(5), (7)			
		Blank	Tvb		45	Th				
		Total	Th	1050	1100	1150	Тс	Th=Thd+Thb		
Horizontal	2D Mode	Display	Thd	960	960	960	Тс	_		
Active		Blank	Thb	90	140	190	Тс	_		
Display		Total	Th	1050	1100	1150	Тс	Th=Thd+Thb		
Term	3D Mdoe	Display	Thd	960	960	960	Тс	_		
		Blank	Thb	90	140	190	Tc	_		

Note (1) Please make sure the range of pixel clock has follow the below equation:

 $\mathsf{Fclkin}(\mathsf{max}) \ge \mathsf{Fr_6} \times \mathsf{Tv} \times \mathsf{Th}$

 $\mathsf{Fr}_{\mathsf{5}} \times \mathsf{Tv} \times \mathsf{Th} \geqq \mathsf{Fclkin}(\mathsf{min})$


Version 2.0 30 Date : 21. Feb. 2012






PRODUCT SPECIFICATION


INPUT SIGNAL TIMING DIAGRAM



VBP max: 150 line

Suggest $VBP = VFP = \frac{1}{2} * (Vtotal - Vdisplay)$






Version 2.0 Date: 21. Feb. 2012 The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited






Note (2) The input clock cycle-to-cycle jitter is defined as below figures. Trcl = I T_1 – TI



Note (3) The SSCG (Spread spectrum clock generator) is defined as below figures.




Note (4) LVDS receiver skew margin is defined and shown as below.





LVDS RECEIVER INTERFACE TIMING DIAGRAM



- Note (5) Please fix the Vertical timing (Vertical Total =1350 / Display =1080 / Blank = 270) in 50Hz 3D mode and Vertical timing (Vertical Total =1125 / Display =1080 / Blank = 45) in 60Hz 3D mode
- Note (6) In 3D mode, the set up Fr5 and Fr6 in Typ. ±3 Hz .In order to ensure that the electric function performance to avoid no display symptom.(Except picture quality symptom.)
- Note (7) In 3D mode, the set up Tv and Tvb in Typ. ±30.In order to ensure that the electric function performance to avoid no display symptom.(Except picture quality symptom.)

Version 2.0 33 Date: 21. Feb. 2012






6.2 POWER ON/OFF SEQUENCE

6.2.1 POWER ON/OFF SEQUENCE(Ta = 25 ± 2 °C)

To prevent a latch-up or DC operation of LCD module, the power on/off sequence should be as the diagram below.




Power ON/OFF Sequence

Version 2.0 34 Date: 21. Feb. 2012





6.2.2 2D/3D MODE CHANGE SIGNAL SEQUENCE WITHOUT VCC TURN OFF AND TURN ON



- Note (1) The supply voltage of the external system for the module input should follow the definition of Vcc.
- Note (2) Apply the LED voltage within the LCD operation range. When the backlight turns on before the LCD operation or the LCD turns off before the backlight turns off, the display may momentarily become abnormal screen.
- Note (3) In case of Vcc is in off level, please keep the level of input signals on the low or high impedance. If T2<0, that maybe cause electrical overstress failure.
- Note (4) T4 should be measured after the module has been fully discharged between power off and on period.
- Note (5) Interface signal shall not be kept at high impedance when the power is on.
- Note (6) When 2D/3D mode is changed, TCON will insert black pattern internally. During black insertion, TCON would load required optical table and TCON parameter setting. The black insertion time should be longer than 650ms because TCON must recognize 2D or 3D format and set the correct parameter.
- Note (7) 2D/3D switching time should be larger than 500ms.

Version 2.0 35 Date: 21. Feb. 2012





PRODUCT SPECIFICATION


7. OPTICAL CHARACTERISTICS

7.1 TEST CONDITIONS

Item	Symbol	Value	Unit					
Ambient Temperature	Та	25±2	оС					
Ambient Humidity	На	50±10	%RH					
Supply Voltage	VCC	12	V					
Input Signal	According to typical value in "3. ELECTRICAL CHARACTERISTICS"							
LED Current	IL	130	mA					
Vertical Frame Rate	Fr	120	Hz					

Local Dimming Function: Disable(According to "5.1-CNF1 Connector Pin Assignment)

The LCD module should be stabilized at given temperature for 1 hour to avoid abrupt temperature change during measuring. In order to stabilize the luminance, the measurement should be executed after lighting backlight for 1 hour in a windless room.



Version 2.0 36 Date: 21. Feb. 2012





7.2 OPTICAL SPECIFICATIONS

The relative measurement methods of optical characteristics are shown as below. The following items should be measured under the test conditions described in 7.1 and stable environment shown in 7.1.

Item		Symbol		Condition	Min.	Тур.	Max.	Unit	Note
Contrast Ratio		CR			4000	5000	-	-	(2)
Response Tin	ne	Gray to gray			-	6	12	ms	(3)
Center Luminance of			2D		320	400	- <	cd/m ²	(4)
White		L _C	3D		-	60	(-)	cd/m ²	(8)
White Variation		δW			-	1	1.3	-	(6)
			2D		-	1	4	%	(5)
Cross Talk		СТ	3D-W		1	4	-	%	(8)
			3D-D		-	11	-	%	(8)
	Red		Rx	θx=0°, θy =0°		0.647		-	
Color Chromaticity			Ry	Viewing angle		0.331		-	
	Green	Gx		at normal direction	Typ. -0.03	0.302	Typ. +0.03	-	_
		Gy Bx				0.598		-	
	Blue					0.147		-	
	Dide		Ву			0.053		-	
	White		Wx			0.280		-	
	vviiite	Wy				0.290		-	
	Correlated color temperature			-	10000	-	K	-	
	Color Gamut	C.G.			-	72	-	%	NTS C
Viewing Angle	Horizontal	θ x +			80	88	-		
			θx-	CR≥20	80	88	-	Deg.	(1)
	Vertical		θу+		80	88	-		
			θу-		88	88	-		
Transmission direction of the up polarizer			$\Phi_{\text{up-P}}$	-	-	90	-	Deg.	(7)


Version 2.0 37 Date: 21. Feb. 2012





Note (1) Definition of Viewing Angle (θx , θy):

Viewing angles are measured by Autronic Conoscope Cono-80



Note (2) Definition of Contrast Ratio (CR):


The contrast ratio can be calculated by the following expression.

L255: Luminance of gray level 255

L 0: Luminance of gray level 0

CR = CR (5), where CR (X) is corresponding to the Contrast Ratio of the point X at the figure in Note (6).

Note (3) Definition of Gray-to-Gray Switching Time:



The driving signal means the signal of gray level 0, 124, 252, 380, 508, 636, 764, 892 and 1023. Gray to gray average time means the average switching time of gray level 0, 124, 252, 380, 508, 636, 764, 892 and 1023 to each other.

Version 2.0 38 Date: 21. Feb. 2012



Note (4) Definition of Luminance of White (L_C):

Measure the luminance of gray level 255 at center point and 5 points

 $L_C = L$ (5), where L (X) is corresponding to the luminance of the point X at the figure in Note (6).


Note (5) Definition of Cross Talk (CT):

$$CT = | Y_B - Y_A | / Y_A \times 100 (\%)$$

Where:


Y_A = Luminance of measured location without gray level 0 pattern (cd/m2)


Y_B = Luminance of measured location with gray level 0 pattern (cd/m2)



Y_A = Luminance of measured location without gray level 255 pattern (cd/m2)

Y_B = Luminance of measured location with gray level 255 pattern (cd/m2)












Note (6) Definition of White Variation (δW):

Measure the luminance of gray level 255 at 5 points

 $\delta W = Maximum [L (1), L (2), L (3), L (4), L (5)] / Minimum [L (1), L (2), L (3), L (4), L (5)]$




Version 2.0 40 Date: 21. Feb. 2012






Note (7) This is a reference for designing the shutter glasses of 3D application. Definition of the transmission direction of the up polarizer($\Phi_{\text{up-P}}$) on LCD Module:



The transmission axis of the front polarizer of the shutter glasses should be parallel to this panel transmission direction to get a maximum 3D mode luminance.



Version 2.0 41 Date: 21. Feb. 2012

Date: 21. Feb. 2012




Global LCD Panel Exchange Center

PRODUCT SPECIFICATION

Note (8) Definition of the 3D mode performance (measured under 3D mode, use CMI's shutter glass):


a. Test pattern

Left eye image and right eye image are displayed alternated



Measurement setup

Version 2.0



Shutter glasses are well controlled under suitable timing, and measure the luminance of the center point of the panel through the right eye glass. The transmittance of the glass should be larger than 40.0% under 3D mode operation.

The luminance of the test pattern "WW", denoted L(WW); the luminance of the test pattern "WB", denoted L(WB); the luminance of the test pattern "BW", denoted L(BW); the luminance of the test pattern "BB", denoted "L(BB)

- Definition of the Center Luminance of White, Lc (3D): L(WW)
- Definition of the 3D mode white crosstalk, CT (3D-W) : $CT(3D-W) \equiv \left| \frac{L(WB) L(BB)}{L(WW) L(BB)} \right|$
- e. Definition of the 3D mode dark crosstalk, CT (3D-D) : $CT(3D-D) \equiv \frac{|L(WW) L(BW)|}{|L(WW) L(BB)|}$

42






PRODUCT SPECIFICATION


8. DEFINITION OF LABELS

8.1 CMI MODULE LABEL

The barcode nameplate is pasted on each module as illustration, and its definitions are as following explanation.



- (a) Model Name: V460HK2-LS5
- (b) Revision: Rev. XX, for example: A0, A1... B1, B2... or C1, C2...etc.



Serial ID includes the information as below:

(a) Manufactured Date: Year: 2001=1, 2002=2, 2003=3, 2004=4....2010=0, 2011=1, 2012=2....

Month: 1~9, A~C, for Jan. ~ Dec.

Day: 1~9, A~Y, for 1st to 31st, exclude I,O, and U.

- (b) Revision Code: Cover all the change
- (c) Serial No.: Manufacturing sequence of product
- (d) Product Line: 1 -> Line1, 2 -> Line 2, ...etc.

Version 2.0 43 Date: 21. Feb. 2012



PRODUCT SPECIFICATION

9. PACKAGING

9.1 Packing Specifications

(1) 5 LCD TV modules / 1 Box

(2) Box dimensions: 1175(L)x282(W)x710(H)mm

(3) Weight: Approx. 56 Kg(5 modules per carton)

9.2 Packing Method

Figures 9-1 and 9-2 are the packing method




Figure.9-1 packing method





PRODUCT SPECIFICATION



Sea / Land Transportation (40ft HQ Container) Air Transportation & Sea / Land Transportation (40ft Container) Corner Protector




Figure.9-2 packing method



10. INTERNATIONAL STANDARD

10.1 Safety

Requirement	Standard	remark
UL	UL60950-1:2006 or Ed.2:2007	
OL	UL60065 Ed.7:2007	
cUL/CSA	CAN/CSA C22.2 No.60950-1-03 or 60950-1-07	
COL/CSA	CAN/CSA C22.2 No.60065-03:2006 + A1:2006	
СВ	IEC60950-1:2005 / EN60950-1:2006+ A11:2009	
CB	IEC60065:2001+ A1:2005 / EN60065:2002 + A1:2006 + A11:2008	

10.2 EMC

- (1) ANSI C63.4 Measurement of Radio-Noise Emissions from Low-Voltage Electrical and Electrical Equipment in the Range of 9kHZ to 40GHZ. " Anerican National standards Institute(ANSI)
- (2) C.I.S.P.R "Limits and Methods of Measurement of Radio Interface Characteristics of Information Technology Equipment. " International Special committee on Radio Interference.
- (3) EN 55022 "Limits and Methods of Measurement of Radio Interface Characteristics of Information Technology Equipment. "European Committee for Electortechnical Standardization.(CENELEC)

Version 2.0 46 Date : 21. Feb. 2012





11. PRECAUTIONS

11.1 ASSEMBLY AND HANDLING PRECAUTIONS

- (1) Do not apply rough force such as bending or twisting to the module during assembly.
- (2) It is recommended to assemble or to install a module into the user's system in clean working areas. The dust and oil may cause electrical short or worsen the polarizer.
- (3) Do not apply pressure or impulse to the module to prevent the damage of LCD panel and backlight.
- (4) Always follow the correct power-on sequence when the LCD module is turned on. This can prevent the damage and latch-up of the CMOS LSI chips.
- (5) Do not plug in or pull out the I/F connector while the module is in operation.
- (6) Do not disassemble the module.
- (7) Use a soft dry cloth without chemicals for cleaning, because the surface of polarizer is very soft and easily scratched.
- (8) Moisture can easily penetrate into LCD module and may cause the damage during operation.
- (9) High temperature or humidity may deteriorate the performance of LCD module. Please store LCD modules in the specified storage conditions.
- (10) When ambient temperature is lower than 10°C, the display quality might be reduced. For example, the response time will become slow, and the starting voltage of LED light bar will be higher than that of room temperature.


11.2 SAFETY PRECAUTIONS

- (1) The startup voltage of a backlight is over 1000 Volts. It may cause an electrical shock while assembling with the converter. Do not disassemble the module or insert anything into the backlight unit.
- (2) If the liquid crystal material leaks from the panel, it should be kept away from the eyes or mouth. In case of contact with hands, skin or clothes, it has to be washed away thoroughly with soap.
- (3) After the module's end of life, it is not harmful in case of normal operation and storage.




PRODUCT SPECIFICATION

12. MECHANICAL CHARACTERISTICS



Version 2.0 48 Date: 21. Feb. 2012






Version 2.0 49 Date : 21. Feb. 2012

The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited





PRODUCT SPECIFICATION



Version 2.0 50 Date: 21. Feb. 2012

The copyright belongs to CHIMEI InnoLux. Any unauthorized use is prohibited





Appendix A

Local Dimming demo function

A.1 I2C address and write command

Device address: 0xe0 Register address: 0x65

Command data: 0x16 0x00 0x00 0x00 0x00 0x00: Local Dimming demo mode OFF (Note 1)

 $0x16\ 0x00\ 0x00\ 0x00\ 0x01$: Local Dimming demo mode ON (Demo in right

half screen) (Note 2)

Preamble data: 0x26 0x38

I2C data:

	Device Address		Preamble data		Preamble data		
START	11100000 (0xE0)	ACK	00100110 (0x26)	ACK	00111000 (0x38)	ACK	
	Register Address		Command Data		Command Data		
	01100101 (0x65)	ACK	00010110 (0x16)	ACK	00000000 (0x00)	ACK	
				<u> </u>	1	I.	

00000000 ACK 00000000 ACK 00000000 ACK	Command Data		Command Data		Command Data	
(0x00) $(0x00)$ $(0x00)$	00000000 (0x00)	ACK	00000000 (0x00)	ACK	00000000 (0x00)	ACK

Command Data


00000001	STOP
(0x01)	

Version 2.0 51 Date: 21. Feb. 2012










Note 2: Local Dimming demo ON



Version 2.0 52 Date: 21. Feb. 2012






PRODUCT SPECIFICATION

A.2 I2C timing

Symbol	Parameter	Min.	Max.	Unit
t _{SU-STA}	Start setup time	250	ı	ns
t _{HD-STA}	Start hold time	250	-	ns
t _{SU-DAT}	Data setup time	80	ı	ns
t _{HD-DAT}	Data hold time	0	ı	ns
t _{su-sto}	Stop setup time	250	1	ns
t _{BUF}	Time between Stop condition and	500		ne
	next Start condition	500 -		ns



Version 2.0 53 Date: 21. Feb. 2012